

iGp12-120F Signal Processor

TECHNICAL USER MANUAL

Author: Revision: 2.0



Information in this document is subject to change without notice.

Copyright © Dimtel, Inc., 2007-2010. All rights reserved.

Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA 95124 Phone: +1 650 862 8147

Fax: +1 603 907 0210

www.dimtel.com

Contents

1	Reg	gulatory	y Compliance Information	3			
2	Introduction						
	2.1	Deliver	ry Checklist	4			
	2.2	System	Overview	4			
	2.3	Front	Panel Features	6			
	2.4	Rear F	Panel Features	8			
	2.5	Gettin	g Started	9			
3	IOC	C Setup		10			
4	Uti	lities a	nd Selftest	12			
	4.1	Utilitie	<u>es</u>	12			
	4.2	Selftes	t	13			
5	User Interface 16						
	5.1	Installa	ation	17			
	5.2	Startin	ng the EDM	17			
	5.3		Pattern Specification	18			
	5.4	Bunch	Enable Masks	18			
	5.5	Display	y Panels	18			
		5.5.1	Main Panel	18			
		5.5.2	Control Panel	20			
		5.5.3	Coefficients Panel	24			
		5.5.4	Coefficient Generator Panel	26			
		5.5.5	Bunch Cleaning Panel	28			
		5.5.6	Timing Panel	30			
		5.5.7	Frequency Counter Panel	31			
		5.5.8	Drive Panel	33			
		5.5.9	Waveforms Panel	35			
		5.5.10	Environmental Monitoring Panel	37			
		5.5.11	Device Controls Panel	38			
	5.6	Mask l	Panel	39			
		5.6.1	AD5644 8-channel DAC Panel	40			
		5.6.2	MAX1202 8-channel ADC Panel	40			
		5.6.3	GPIO Panels	41			

CONTENTS

	5.7	Power Amplifier Panel	44				
6	External Software Interface 45						
7	Spe	cifications	47				
8	Warranty and Support						
	8.1	Warranty	51				
	8.2	Support	51				
9	Appendix A: Address Map						
	9.1	Registers	52				
		9.1.1 Overall Layout					
		9.1.2 Gateware Config Register	54				
	9.2	Environmental monitor	56				
	9.3	MAX1202 8-channel ADC	58				
	9.4	AD5644 DACs	58				
	9.5	ECL delay lines					
	9.6	General-purpose digital I/O	60				
	9.7	Memory	61				
10	App	pendix B: Connector Pinouts	62				
11 Glossary							

1 Regulatory Compliance Information

This equipment requires a ground connection provided by the power source. The exposed metal parts of the unit are connected to the power ground to protect against electrical shock. Always use an outlet with properly connected protective ground.

iGp12-120F was designed and tested to operate safely under the following environmental conditions:

- indoor use;
- altitude to 2000 meters;
- temperatures from 5 to 40 °C;
- maximum relative humidity 80% for temperature 31 °C, decreasing linearly to 50% @ 40 °C;
- pollution category II;
- overvoltage category II;
- mains supply variations of $\pm 10\%$ of nominal.

iGp12-120F contains no user serviceable parts inside. Do not operate with the cover removed. Refer to qualified personnel for service.

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

NOTE: This Class A digital apparatus complies with Canadian ICES-003. Cet appareil numérique de la classe A est conforme à la norme NMB-003 du Canada.

2 Introduction

2.1 Delivery Checklist

- 1. iGp12-120F chassis;
- 2. AC power cord;
- 3. 16-pin ribbon cable;
- 4. 0.91 m SMA-to-SMA cable;
- 5. Compact disk with software and documentation;
- 6. User manual;
- 7. CE declaration of conformity.

2.2 System Overview




Figure 1: iGp12-120F block diagram

iGp12-120F signal processor is designed for the bunch-by-bunch feedback and diagnostics in lepton storage rings. Functionally iGp12-120F implements a baseband bunch-by-bunch processing channel configured for 120 bunches. Each bunch is processed in a 32-tap finite impulse response (FIR) filter before being sent to the one-turn delay and, from there, to the high-speed digital-to-analog converter (DAC).

A block diagram of the iGp12-120F system is shown in Figure 1. The main signal processing chain consists of a high-speed12-bit analog-to-digital converter (ADC), a field programmable gate array (FPGA), and a high-speed 12-bit DAC, all driven by the radio frequency (RF) clock. In addition to performing real-time control computations, the FPGA interfaces to a number of on-board devices, such as high-speed data acquisition memory (static random access memory (SRAM)), low-speed analog and digital input/output (I/O), as well as temperature and supply voltage monitors. In turn, the FPGA uses an internal universal serial bus (USB) connection to communicate to an embedded input-output controller (IOC) computer housed in the same chassis. The IOC runs the Linux operating system and is connected to the overall control system via the Ethernet.

2.3 Front Panel Features



Figure 2: Front panel features

1) Power switch

This momentary-on lighted switch turns iGp12-120F on and off. From the off condition, the unit will take 25–30 seconds to fully boot. Shutdown time after power switch actuation is 3–5 seconds.

2) Low-speed DAC

This 16-pin connector provides 8 general-purpose analog outputs. 14-bit DAC settings are adjustable via experimental physics and industrial control system (EPICS).

3) Low-speed ADC

This 16-pin input connector is provided for measuring up to 8 external analog channels with 12-bit resolution.

4) Fast ADC

Two SMA connectors accept the differential inputs for the high-speed ADC. When a single input is used the full-scale (FS) swing is 780 mV peak-to-peak. Differential mode swing is 390 mV peak-to-peak.

5) RF Clock

This input accepts the high stability bunch crossing clock signal (RF clock). Nominal input level is -3 dBm. The signal is internally AC coupled.

6) Fiducial

This input receives the revolution clock (fiducial). Input threshold is adjustable for a number of standard and custom logic formats. Fiducial is triggered by the falling edge. The signal must be stable within one RF period for reliable operation.

7) Trigger 1

First of two selectable trigger inputs. Transition threshold is adjustable from EPICS.

8) Trigger 2

Second trigger input.

9) LEDs

Eight front-panel LEDs provide indications of system activity and operating status.

STATUS

FPGA Local bus activity is indicated in green.

SATURATION

FIR filter operation status. Green indicates normal operation, red — output saturation.

CLOCK MISSING

Red indication when the input RF clock is not detected.

DCM LOCK

Lock status of the signal processing digital clock manager (DCM). Green — locked, red — unlocked.

FIDUCIAL ERROR

Red indication if the fiducial is missing, at the wrong frequency, or jittering.

DACQ

Data acquisition in progress is indicated by a green LED.

USER1

External trigger arming indicated in green.

USER2

Additional status of the signal processing DCM.

10) Fast DAC

These two differential outputs are generated by the high-speed DAC. For proper operation both outputs must be terminated into 50 Ω . Output swing is 680 mV peak-to-peak.

2.4 Rear Panel Features



Figure 3: Rear panel features

1) Voltage selection switch

Slide switch for selecting appropriate mains voltage: 115 or 230 V.

2) Power entry socket

IEC-320 power input socket. Always use an outlet with properly connected protective ground.

3) GPIO

This 68-pin connector provides 32 low-voltage transistor-transistor logic (LVTTL) signals for front/back-end interface or future expansion.

4) USB port

Connect USB keyboard for the initial setup of the iGp12-120F.

5) Monitor output

Connect a monitor for the initial setup of the iGp12-120F.

6) Network

This RJ-45 connector is used to connect the iGp12-120F to the control network. All control and data acquisition communications with the unit are performed via this network connection.

2.5 Getting Started

In this section we will present a quick step-by-step guide to get your new feedback processor running in a minimal configuration.

WARNING: Before connecting power to the unit make sure the voltage selection switch (Fig. 3, item 1) is in the correct position (115 or 230 V).

- 1. Configure voltage selection switch (Fig. 3, item 1). Mains supply requirements for the iGp12-120F are listed in Table 10;
- 2. Connect RF clock at -3 dBm nominal level (Fig. 2, item 5);
- 3. Connect single-ended high-speed ADC input signal to Ain+ (Fig. 2, item 4). The FS swing of this signal should be 780 mV peak-to-peak;
- 4. Connect a 50 Ω terminator to Ain- (Fig. 2, item 4);
- 5. Connect high-speed DAC output(s) (Fig. 2, item 10) to the appropriate back-end unit;
- 6. If single-ended output configuration is used, connect a 50 Ω terminator to the unused high-speed DAC output;
- 7. Connect a USB keyboard (Fig. 3, item 4);
- 8. Connect a video monitor (Fig. 3, item 5);
- 9. Push the power button (Fig 2, item 1) to turn on the system;
- 10. Perform the IOC setup (see Chapter 3);
- 11. Push the power button (Fig 2, item 1) to turn the system off;
- 12. Disconnect the keyboard and the video monitor;
- 13. Connect the Ethernet (10/100/1000BASE-T);

At this point your system is ready for internal testing and use in beam diagnostics and feedback. To extend the configuration beyond the minimum described above one can also connect the external fiducial and trigger signals.

3 IOC Setup

Setup program is included in the IOC for configuring the important features of the iGp12-120F. The program can be executed locally or remotely. For local execution one must first connect a keyboard (Fig. 3, item 4) and a video monitor (Fig. 3, item 5) to the system. For remote setup, use ssh after system bootup to establish connection. In both setup methods the user must login as root (initial password is supplied with the system). If the newly received iGp12-120F must be configured remotely (when, for example, a keyboard or a monitor is not available), such configuration can be performed using a dedicated network. Set up a network consisting of the iGp12-120F, a network hub or a switch, and a remote computer. The iGp12-120F is delivered with the following network configuration:

IP address 192.168.1.41 Netmask 255.255.255.0 Gateway 192.168.1.254

Configure the remote computer as follows:

IP address 192.168.1.254 Netmask 255.255.255.0 Gateway 192.168.1.41

Once the dedicated network is configured, remote connection to the iGp12-120F can be established by command ssh root@192.168.1.41. After logging in locally or remotely, start the setup program as follows:

[root@IOC ~]# setup

Setup program presents a series of text-mode window dialogs to collect the necessary information for configuring the iGp12-120F. The following settings are configured in this process: timezone, date, time, network, root password, and EPICS device name.

Setup dialogs are illustrated in Figure 4. Here we provide a step-by-step guide through the setup process.

a) Welcome panel

This panel provides a summary of settings handled by the setup program.




Figure 4: Setup screens

b) Timezone

In this panel, select the appropriate timezone.

c) Date

Set the correct date using the calendar.

d) Time

Set the correct time. The initial setting is taken from the current IOC time. If you know the current IOC time to be correct press OK quickly to retain the setting as closely as possible.

e) Network

Configure the IOC IP address, network mask and the default gateway as provided by your network administrator. The DNS and NTP server addresses are optional.

NOTE: Only set the DNS address if the server connection is fast and reliable. Delays in DNS server access can negatively impact the operation of the IOC. Typically DNS address is left blank.

f) Root password

Type in the new root password. The password must 5 to 8 characters in length. Please use the standard rules for selecting a strong password (Not based on a dictionary word, a mix of upper and lower-case characters and numbers).

g) Device name

This device name is the second part of the EPICS process variable (PV). All PV names start with IGPF:X:, where X is the device name. As delivered the iGp12-120F defaults to device name TEST producing PVs of the form IGPF:TEST:DELAY. If multiple iGp12-120F units are to be deployed they must be assigned differing device names. For example, one could use device names X, Y, Z for horizontal, vertical, and longitudinal feedback channels.

NOTE: If the setup program is executed remotely and the network address is changed, the ssh connection will hang at the end of the process. To connect to the IOC, close the existing ssh session and start the new connection at the newly assigned IOC IP address.

4 Utilities and Selftest

4.1 Utilities

The IOC includes several utilities designed to communicate to the iGp12-120F directly, without using the EPICS softIOC software. These utilities allow the user to access individual FPGA registers and memory locations. For register descriptions and address map see Sec. 9. All of the utilities below will accept addresses and data in decimal, hex, if preceded by 0x, and octal, if the value starts from 0. For example, value 12 can be specified as 12, 0xc, or 014. In order for these utilities to gain access to the FPGA interface the IOC process must be terminated. To terminate the IOC execute:

[root@IOC ~]# pkill -9 st.cmd

Here is a short description of the available commands:

usbr <addr>

Read a single register or memory location.

usbw <addr> <val>

Write a single location.

usbrblk <addr> <len>

Read a block of memory. The data is send to stdout and can be redirected into a file.

usbwblk <addr> <len>

Write a block of memory. This utility expects the data from stdin.

memtest <addr> <len> <cnt>

Test the register or memory block specified by the addr,len combination. The utility generates a block of random numbers and writes it to the FPGA. Then the data is read back and compared to the original values. Argument cnt specifies the number of test cycles to perform.

4.2 Selftest

Another important utility included in the IOC is selftest. This program performs testing of the main signal path, memories, and peripherals. In order to perform the testing system hardware must be configured as follows:

- Connect the 16-pin ribbon cable between the 8-channel DAC (Fig. 2, item 2) and the 8-channel ADC (Fig. 2, item 3);
- Connect 368 MHz clock to the RF clock input (Fig. 2, item 5);
- Terminate Ain- fast ADC input (Fig. 2, item 4);
- Terminate Aout- fast DAC output (Fig. 2, item 10);
- Connect a 6 dB attenuator to Aout+ fast DAC output;
- Connect the output of the attenuator to Ain+ fast ADC input using the supplied SMA-SMA cable;
- Make sure no cable is connected to the general-purpose digital I/O port (Fig. 3, item 3);
- Make sure fiducial input is not driven (Fig. 2, item 6);

Once the hardware is configured the test procedure can be initiated by typing selftest at the IOC command prompt (establish local or remote connection to the IOC as described in Sec. 3). Example output of the test is shown below:

```
0.9
1 Terminating the IOC
3 System information:
4
     Function:
                        feedback
5
     Harmonic number: 120
     Demultiplexing:
6
                       UES
     Revision:
                        1.00
7
8
     Serial number:
                        IGP12_0001
9
              STARTING THE AUTOMATED TEST SEQUENCE
10
11
12 Testing internal blockRAM:
                                                                      [OK]
  Testing external SRAM: USB:
                                                                      [OK]
14 Testing external SRAM: DACQ:
                                                                      [OK]
15 Testing general-purpose digital inputs/outputs:
                                                                      [OK]
16 Verifying RF clock presence and DCM lock:
                                                                      [OK]
17
18 Testing low-speed DAC/ADC system
19 Ch (ADC) ADC(mV) DAC(mV) Off (mV) DAC(mV) ADC(mV)
20 0
           -2048
                    -2068
                                -1
                                       2069
                                                2047
21 1
           -2048
                    -2077
                                 10
                                       2056
                                                2046
22 2
           -2048
                    -2074
                                 9
                                       2055
                                                2046
23 3
           -2048
                    -2070
                                 -2
                                       2072
                                                2047
24 4
           -2048
                    -2081
                                  6
                                       2068
                                                2047
25 5
           -2048
                    -2064
                                 -3
                                       2068
                                                2047
26 6
           -2048
                    -2072
                                  6
                                       2061
                                                2047
           -2048
                    -2067
27 7
                                  4
                                       2062
                                                2047
28
29 Testing high-speed DAC offset channel
30 Offset DAC(cnt) Fast ADC(cnt)
31
  -8192
                    -191.0
   252
                      -0.4
32
33 8191
                    179.0
34
35 Testing high-speed DAC output
36 HS DAC(cnt)
                    HS ADC(cnt)
37
  -2048
                    -827.3
38
       0
                       -0.1
```

2047

39

825.9

```
40
41 Environmental measurements
                                                                  12.07
42 Bulk supply voltage (12V):
43 Vcc supply voltage (3.3V):
                                                                   3.29
44 FPGA core supply voltage (1.0V):
                                                                   0.99
45 Analog 5V supply voltage (5.0V):
                                                                   4.97
46 Analog 3.3V supply voltage (3.3V):
                                                                   3.29
47 iGp board temperature (deg C):
                                                                  27.4
48 FPGA temperature rise (deg C):
                                                                   3.7
49 ADC clock delay temperature rise (deg C):
                                                                   4.7
50 DAC clock delay temperature rise (deg C):
                                                                   7.7
```

Line 1

The utility terminates the IOC process to gain access to the FPGA interface.

Lines 3–8

Contents of the FPGA config register are parsed and printed out.

Line 12

Test of the data acquisition blockRAM.

Line 13

SRAM is tested via the local bus.

Line 14

SRAM is tested with the ADC data test pattern generator.

Line 15

General-purpose digital I/O is tested.

Line 16

Presence of the RF clock is verified as well as the lock status of the DCMs.

Lines 18-27

A test of the low-speed DAC and ADC system. This test uses 8 channels of the DAC to drive different voltages and measures the voltages using the ADC. The test measures several parameters for each channel. Test code finds the minimum DAC setting that does not saturate the ADC. ADC reading (column 2) and the dead-reckoned DAC output (column 3) are printed out in millivolts. Next the DAC is set to 0 and the ADC reading (offset, column 4) is taken. Finally, the code finds the maximum DAC setting that does not saturate the ADC.

Lines 29-33

This portion of the test uses a dedicated offset DAC to adjust the output offset of the high-speed DAC. The code extracts the reading from the high-speed ADC at the positive and negative extremes of the offset DAC. Next the code finds the offset DAC setting that minimizes the high-speed ADC measurement. This setting should be very close to the factory determined value used in EPICS to null the high-speed DAC output.

Lines 35-39

This fragment verifies the response via the high-speed \overline{DAC} . To do so it finds the \overline{ADC} response at \overline{DAC} settings of -2048 and 2047, as well as the \overline{DAC} setting that produces 0 counts from the \overline{ADC} .

Lines 39-47

Environmental monitor readings are taken and displayed.

The output of selftest utility can be redirected to a file and compared to the factory measurement provided in /root/factory.selftest.

After testing restart the IOC process by typing:

[root@IOC ~]# iGp_start -nofw

NOTE: Command-line switch -nofw avoids reloading FPGA gateware

5 User Interface

User interface functionality for the iGp12-120F is implemented using extensible display manager (EDM). Software installation CD is designed for seamless installation on a client computer running one of the versions of Linux operating system listed in Table 1.

Table 1: Supported Linux distributions

Distribution	Versions
Red Hat Enterprise Linux	5
Scientific Linux	5.5
CentOS	5.5
Fedora	11

5.1 Installation

- Log into the client computer.
- Insert the installation CD into the CD-ROM drive.
- Mount the CD by accepting the "Open in New Window" option or by right clicking on the CD icon and selecting "Mount".
- Open a terminal window.
- Issue the following installation command: sudo sh <CD mount point>/install.sh. Typically CD mount point will be /media/iGp. Note: to install the software one must have superuser privileges, obtained either via sudo or su.
- When prompted, enter the user name to install under. If the specified user does not exist it will be created. Default user name is iGp.
- When prompted, enter the installation directory. Default directory is iGp.
- If the specified user did not exist, the program will prompt for password.
- Wait for the installation process to complete.

The resultant installation can support multiple IOCs with distinct device names. Refer to Section 3 for a definition of the device name. Each IOC must be added to the configuration. To to so, log in under the username, specified during software installation (EPICS user). Open a terminal and type:

[iGp@host ~]\$ IOC12_add <IP address> <device name>

WARNING: IOC and the client computer must be able to communicate at this point, otherwise IOC12_add will fail.

After adding one or more new IOCs to the configuration the user must log out and log back in for the changes to take effect.

5.2 Starting the EDM

Once the software has been installed and the IOCs added via IOC12_add you are ready to start the EDM. iGp12-120F display panels are opened by the following command:

[iGp@host ~]\$ iGp12_display [device name]

Note that the device name is optional. If the argument is omitted the command defaults to device name TEST.

5.3 Bunch Pattern Specification

Several fields in iGp interface (feedback, drive, bunch cleaning, and spectral averaging patterns) use common bunch pattern specification format. The syntactic structure of this format allows three types of elements: single bunch number, range, range with a step. Individual elements should be separated by spaces. Single bunch number element is an integer in the range from 1 to 120. A range is specified as start:stop. Range can wrap around, that is if stop is smaller than start, the range covers 1:stop start:120. To specify a range with a step use start:step:stop construct. For example, drive pattern of [2:2:120 1:10 13] includes all even bunches, range from 1 to 10, and bunch 13. If the first element of the pattern is !, the pattern is inverted, that is only listed elements are excluded. A pattern of [!3 4] includes all bunches except 3 and 4.

Each of the main three pattern fields (feedback, drive, and spectral averaging) generates an enable mask vector, described in more detail in Sec. 5.4. In order to disable pattern strings and to use the masks directly, set the first character of the pattern string to – (hyphen-minus).

5.4 Bunch Enable Masks

iGp user interface provides two ways of specifying bunches for feedback, drive, and spectral averaging: bunch pattern specification and the mask vector. Bunch pattern specification language described above provides a powerful compact way to define many common patterns. In certain cases, however, it is desirable to have direct access to bunch-by-bunch enable mask vector.

There are three mask vectors in the iGp: FB:MASK, DRIVE:MASK, and ACQ:MASK (each PV starts from the same prefix, e.g. IGPF:TEST:). The number of elements in each vector is defined by the harmonic number of the ring. Each vector element defines the enable bit for a particular bunch. Set element value to 1 to enable the action and to 0 to disable.

5.5 Display Panels

5.5.1 Main Panel

Running iGp_display brings up the top-level panel shown in Figure 5. All of the display panels include two buttons on the top: *HELP* and *EXIT*. *EXIT*




Figure 5: Main (top-level) panel

button will always close the current window. In addition, EXIT button on the top-level panel will close the $\overline{\text{EDM}}$ session.

Top-level panel consists of three elements: *FEEDBACK ON/OFF* control, *SETUP* button and the status border around this button. The *FEEDBACK ON/OFF* control enables or disables the **FIR** filter output to the **DAC**. The status border indicates system operational status summary. **Green** indicates no errors, **yellow** - warning (saturation), **red** - error. The *SETUP* button opens the control panel shown in Fig. 6.

5.5.2 Control Panel




Figure 6: Control panel

This window integrates most important controls for the iGp12-120F.

COEFFICIENT SET

Feedback coefficient set selector.

SHIFT GAIN

Output gain adjustment. This adjustment is performed by shifting FIR output word left by a specified number of positions. Thus, increase by one in this setting doubles the feedback gain.

DOWNSAMPLING

Processing channel downsampling factor.

SAT. THRESHOLD

iGp12-120F is equipped with an integrating saturation counter. The counter is compared with a threshold duty cycle, expressed here in percent. A setting of 50% indicates that the output was saturated half the time. On every poll cycle (once a second) the threshold comparison result is read out and the counter is reset to 0. Setting this field to a value of 0 produces single saturation event detector within a polling period.

GROW/DAMP ENABLE

Enables coefficient set switching during data acquisition.

REC. DOWNSAMPLE

Acquisition channel downsampling factor. This downsampling process is completely decoupled form the processing channel downsampling.

RECORD LENGTH

Acquisition length in milliseconds. Maximum acquisition length is defined by the RF frequency, downsampling factor, and memory depth (12M samples for SRAM).

GROW LENGTH

Time in milliseconds to hold the coefficient set select inverted during data acquisition.

HOLD-OFF

Time in milliseconds to keep the coefficient set select inverted before data acquisition. This can be used to delay data acquisition and give slow oscillations time to grow.

TRIGGER INT/EXT

Acquisition trigger source, internal or external.

TRIG1/TRIG2

Selects external trigger source input.

Acquire

Acquisition trigger pushbutton for internal trigger. This control is not actively used - see the waveform panel (Fig. 13).

Arm

External trigger is only valid if the acquisition system is armed. Singleevent acquisitions on the external trigger can be performed by pushing this button.

Auto re-arm

This option re-arms the acquisition system after each data readout. This allows for continuous updates of beam data triggered by external signal. Note that the first acquisition on external trigger must be armed manually.

ACQ MEMORY

Selects which memory, FPGA blockRAM or SRAM is used for acquisition. Normally this setting can be left at SRAM at all times.

MEMORY read

Reads out the results of the last acquisition and places them in a file on the IOC.

Coefficients

Opens FIR coefficients control panel.

Timing

Opens timing control panel.

Devices

Opens the control panel for the integrated devices.

Drive

Opens the drive control panel.

Waveforms

Opens the data acquisition and display panel.

Environment

Opens the environmental monitoring panel.

Config S/R

Configuration save/restore panel.

Clock missing

RF clock missing indicator.

DCM1 unlocked

Signal processing DCM lock indicator.

DCM2 unlocked

Data acquisition DCM lock indicator.

FIR saturation

FIR filter output saturation duty cycle exceeds the threshold level.

Fiducial error

Indicates missing or jittering fiducial.

Interval

Number of polling cycles (seconds) since the last error counter reset.

COUNT

Reset error and interval counters.

5.5.3 Coefficients Panel




Figure 7: Coefficients panel

Coefficients control panel allows the user to manipulate the loaded coefficients sets and verify that the hardware is in sync with the panel display. The panel is split into three functional groups: new coefficients vector, coefficient set 0, and coefficient set 1. The first group shows the coefficient vector and its description generated using coefficient generator panel (Fig. 8). This vector can be loaded into hardware coefficient sets 0 or 1. Colored borders around the hardware coefficient displays indicate the results of coefficient verification. Green shows that the readback is in agreement with the EPICS values.

Generate

Opens the coefficient generator panel.

FEEDBACK PATTERN

This field enables the feedback output for the specified bunch pattern. Bunch specification format is described in Section 5.3.

Bunch cleaning

This button opens the bunch cleaning panel.

TARGET SET

Selects which set the new coefficient vector is to be loaded.

LOAD COEFFICIENTS

Loads the new vector to the hardware coefficient set specified by TAR- $GET\ SET.$

VERIFY

Verifies coefficient sets 0 and 1 against hardware values.

5.5.4 Coefficient Generator Panel




Figure 8: Coefficient generator panel

Coefficient generator panel shown in Figure 8 allows the user to generate feedback processing controllers and explore different delay/gain/bandwidth tradeoffs. This tool generates a coefficient set based on sampling a sine wave. Transfer function of the filter is computed and displayed together with a adjustable marker.

GAIN

Filter gain in the range from 0 to 1.

PHASE

Filter phase in degrees.

FREQUENCY

Center frequency in fractional tune units. Multiply this by the revolution frequency to get the physical center frequency.

NUMBER OF TAPS

Number of filter taps.

Fractional tune

Marker frequency.

Gain (dB)

Gain at the marker frequency in dB.

Phase (deg)

Phase at the marker frequency in degrees.

5.5.5 Bunch Cleaning Panel




Figure 9: Bunch cleaning panel

Bunch cleaning panel shown in Figure 9 provides a single-point interface to configure both feedback and bunch cleaning controls. When bunch cleaning is enabled, drive pattern is loaded with the cleaning pattern. Simultaneously the feedback pattern is set to the complement of the drive pattern, that is each bunch is either driven (cleaned) or controlled by feedback. Drive amplitude and frequency are set to the values defined in the cleaning panel. Drive signal is set to a sinewave.

AMPLITUDE

Cleaning signal amplitude, 0 to 1.

FRACTIONAL TUNE

Fractional tune, 0 to 1.

CLEAN PATTERN

Bunch pattern to clean - all other bunches are set to feedback.

BUNCH CLEANING

Cleaning enable control.

PRIOR SETTINGS

When bunch cleaning is enabled, it saves drive panel settings and the

feedback pattern. If this selector is set to restore, when bunch cleaning is turned off these saved values will be restored.

5.5.6 Timing Panel




Figure 10: Timing panel

This window provides controls for system timing.

ADC delay

High-speed ADC clock delay in picoseconds. This adjustment is independent of the back-end timing (DAC delay) and has a range from 0 to $T_{\rm rf}-1$ ps. Rounding to 10 ps adjustment step size is handled automatically.

DAC delay

High-speed DAC clock delay in picoseconds. This adjustment is independent of the front-end timing (ADC delay) and has a range from 0 to $T_{\rm rf}-1$ ps. Rounding to 10 ps adjustment step size is handled automatically.

OUTPUT DELAY

High-speed DAC output delay in units of RF periods.

FIDUCIAL DELAY

Input fiducial delay in single bunch steps. Use to place bunch 1 signal in channel 1 of the data acquisition. For example, if bunch 1 signal is seen in acquisition channel 6, increment this field by 5.

DCM RESET

Pushbutton for resetting feedback processing and data acquisition DCM. Push this button if *DCM unlocked* indicators are red and the RF clock is present at the iGp12-120F front panel. On rare occasions due to intermittent RF clock loss DCM might need to be reset even though lock indicators are green. If DCM misbehavior is suspected, check the frequency counters, described below.

DCM PHASE

ADC data acquisition phasing. This parameter is configured at the factory and does not need to be adjusted in operation.

FID CLOCK OFFSET

Offset between the ADC clock and the fiducial clock. This parameter is configured at the factory and does not need to be adjusted in operation.

FID SIGNAL OFFSET

This offset sets the relative timing of the input fiducial signal and the fiducial receiving clock. This setting must be optimized after installation. To do so, connect the RF clock and the fiducial in the final (operational) configuration. Then, adjust the fiducial delay to find the error range. Let us consider, for example, RF frequency of 368 MHz. The RF period is 2700 ps. Within one period there should be a range of delays in which the fiducial is jittering across the RF clock and the fiducial error indicator is red. By moving the delay in steps of 100 ps find the beginning (N_1) and the end (N_2) of this range. The optimal setting is at $(N_1 + N_2)/2 \pm 1350$ ps.

DAC OFFSET

Offset between FPGA data and DAC clock. This parameter is configured at the factory and does not need to be adjusted in operation.

5.5.7 Frequency Counter Panel

iGp12-120F gateware uses internal local-bus clock to measure the frequencies of various signal processing clocks. Raw input clock as well as some DCM-derived ones are monitored.

INPUT CLOCK

This clock should correspond to your RF frequency.




Figure 11: Frequency counter panel

DCM1 FULL-RATE

Signal processing DCM output at $f_{\rm RF}/2$.

DCM2 2/3

Data acquisition DCM clock at $f_{RF}/3$.

DAC CLOCK

DAC clock signal at $f_{\rm RF}/2$.

RF/4 PROCESSING CLOCK

Filtering and control at $f_{\rm RF}/4$.

5.5.8 Drive Panel




Figure 12: Drive panel

Drive panel shown in Figure 12 provides the means to generate an excitation signal on a bunch-by-bunch basis. The drive output has many applications:

- Back-end timing;
- Kicker gain checking;

- Excitation source for front-end timing;
- Bunch cleaning.

AMPLITUDE

Drive amplitude in the range from 0 to 1.

FREQUENCY

Drive frequency in Hz. Drive signal generator has frequency step size of $f_{\rm rf}/2^{30}$.

WAVEFORM

Waveform selector allows the user to drive the beam with sine, square, and DC signals.

SPAN

In sine- and square-wave modes the drive generator can be frequency modulated (swept) as illustrated on the bottom of the panel. This field sets the sweep span in kHz. Setting span to 0 disables frequency modulation.

PERIOD

This field sets the sweep period in microseconds. Setting period to 0 disables frequency modulation.

DRIVE PATTERN

Drive pattern string selects bunches to be driven.

ACTUAL FREQUENCY

Drive frequencies are quantized with step size $f_{\rm rf}/2^{30}$. This field reads out the actual drive frequency which is the closest possible approximation to the value, specified in FREQUENCY.

ACTUAL SPAN

Actual frequency span in use.

ACTUAL PERIOD

Actual sweep period in use.

5.5.9 Waveforms Panel




Figure 13: Waveforms panel

A set of IOC subroutines postprocesses the data in the real-time and provides four concise plots displayed in the waveform panel shown in Figure 13. The four plots are: bunch-by-bunch mean and root mean square (RMS) of bunch oscillations, time-domain signal of a bunch with the largest RMS. The last plot is obtained by performing the fast Fourier transform (FFT) on each of the bunches (specified by a selection pattern) and quadratically averaging the resulting spectra. This plot aliases all coupled-bunch eigenmodes to a frequency span from DC to $\omega_{\rm rev}/2$. Such a spectrum allows the operator to very quickly check how well the system damps the coupled-bunch motion.

DATA ACQUISITION CONTROL ON/OFF

Data acquisition enable. Turn this control to on to acquire and postprocess the data.

CONTINUOUS/SINGLE

Selects between single acquisition mode and continuous updates.

MEAN

Overall mean of the data.

RMS

Overall RMS of the data.

AMP P-P

Peak-to-peak amplitude of the gap transient.

MAX RMS

Largest RMS around the turn.

SPECTRUM AVERAGING PATTERN

Bunch pattern in the format described in Sec. 5.3. This field allows the user to select a subset of bunches for quadratically averaging in the spectrum plot. Using this field one can examine single-bunch spectra or, for example, select only filled buckets to improve signal-to-noise ratio.

MARKER SPAN

Two independent markers allow the user to search for peaks or notches in the spectrum. Lower and upper bounds of a frequency search range in kHz are specified for each marker. Within this frequency range the IOC code searches the averaged spectrum and based on the search type finds maximum (peak) or minimum (notch) value and frequency.

MIN/MAX

Spectrum search type: minimum or maximum. Maximum search is used for tracking positive peaks, e.g. in driven tune monitoring or in open loop. When the feedback loop is closed a notch typically forms in the spectrum at the tune frequency. Minimum search can then be used to provide parasitic non-invasive tune readout.

AVG

Spectrum averaging constant. Value roughly corresponds to averaging

time constant expressed in spectrum updates. For example, setting this field to 10 produces exponential time constant of 10 seconds at 1 Hz update rate. Value of 1 disables averaging.

MARKER

Marker amplitudes in dB.

FREQ

Marker frequencies in kHz.

5.5.10 Environmental Monitoring Panel




Figure 14: Environmental monitoring panel

The environmental monitoring panel shown in Figure 14 provides instantaneous readouts and five minute histories of five supply voltages and four temperatures in the iGp12-120F system. It also monitors IOC CPU temperature and two cooling fan speeds: one mounted on the IOC CPU and the main chassis fan.

NOTE: The user must check the device temperatures after the unit is installed in the final location to make sure sufficient airflow reaches the internal devices.

NOTE: Check device temperatures periodically and compare to measurements made during installation. Elevated temperatures can indicate blocked air intake filter!

The iGp12-120F can continue operating with the main chassis fan stopped, however such operation puts high stress on certain key semiconductor devices. Prolonged operation with non-functional main chassis fan should be avoided.

5.5.11 Device Controls Panel




Figure 15: Device controls panel

Device controls panel provides control interface to several peripherals integrated in the iGp12-120F. There are four adjustable delay units for controlling the high-speed ADC, DAC, and fiducial timing.

WARNING: While these delay controls can be used to adjust various clock timings, one is strongly advised to perform the adjustments via the timing panel. Timing panel controls interface to a sophisticated IOC routine which in turn computes the necessary settings of the four delay units.

Thresholds and offsets area is dedicated to adjusting logic level thresholds for the fiducial and trigger inputs. Three control elements are provided for each signal. STD/ARB selects between a pre-defined signal standard or an arbitrary threshold. In the arbitrary threshold mode, a value in the range of ± 3000 millivolts can be entered to the right of the selector. When standard mode is selected, threshold value is determined by the menu selection on the left. Available standards include NO DC, NIM, emitter coupled logic (ECL), LVPECL, LVDS, LVTTL, and TTL/2 (0 to 2.5 V).

DAC OFFSET field is used to trim the DC offset of the high-speed DAC. This value is configured at the factory and should not need adjustment.

From the device control panel one can open four other panels: AD5644 DACs (section 5.6.1), MAX1202 ADC (section 5.6.2), GPIO (section 5.6.3), TIMING (section 5.5.6), POWER AMP (section 5.7), and MASKS.

5.6 Mask Panel

This panel allows the user to quickly examine bunch-by-bunch enable masks for feedback, drive, and spectral averaging. When generated from the appropriate pattern strings these correspond directly to the user's specification. However one can also use channel access to directly set these masks. Mask display panel allows one to verify that the actual masks are in agreement with the expected patterns.




Figure 16: Bunch enable masks panel

5.6.1 AD5644 8-channel DAC Panel

Eight general-purpose DAC outputs are controlled from this panel. Each output has 14-bit resolution with ± 3 V drive capability into high impedance. With 50 Ω loads the output levels are reduced by a factor of 2.

Reference selection and test mode switch are reserved for factory testing.

5.6.2 MAX1202 8-channel ADC Panel

This panel provides readouts of the eight 12-bit ADC channels updated at 1 Hz. The input signals are low-pass filtered to 1 kHz before sampling.




Figure 17: 8-channel DAC panel

5.6.3 GPIO Panels

General-purpose I/O control panel in practice consists of two different panels, one for bit-by-bit GPIO driver and one for the front/back-end driver. Using the choice buttons on the top of the panel one can select one of the two drivers.

WARNING: Front/back-end driver sets several I/O pins as outputs. Make sure correct hardware is connected to the GPIO port before selecting this driver! Improper driver selection may cause damage to the output pins and the connected external devices.

Bit-by-bit control panel, shown in Figure 19 provides individual bit controls for 32 LVTTL signals available on the rear panel. Each bit control includes output value (0 or 1), direction (In or Out), and the readback. When




Figure 18: 8-channel ADC panel

the signal is configured for output the readback should reflect the output value.

Figure 20 shows the front/back-end panel. This panel is split into two portions: front/back-end registers and the phase servo loop. The register controls include front and back-end phase and attenuation. Front-end phase register setting is provided as a readout labeled FRONT-END PHASE DAC SETTING. When the phase servo loop is open the register is directly driven by the front-end phase control setpoint. Closed phase servo loop adjusts the register value around the setpoint to center the ADC signal. Front and backend attenuation settings adjust digital attenuators in steps of 0.5 dB. Control values are in dB and are rounded automatically. Full adjustment range is from 0 to 31.5 dB.

Phase servo loop can be closed and opened by the LOOP CLOSURE buttons. Depending on which zero crossing the phase shifter is centered different loop polarities need to be selected using LOOP SIGN. LOOP GAIN parameter must be adjusted to optimize the loop response in terms of noise, bandwidth, and overshoot. Typically the optimization can be carried out with beam by stepping the input offset and observing the phase servo response using a stripchart tool. INPUT OFFSET is used to zero out possible mixer offset or, alternatively, to introduce an offset. Such an offset is typically used when the beam loading transient is highly asymmetric to avoid reaching




Figure 19: General-purpose I/O panel: bit-by-bit driver

ADC saturation prematurely. SATURATION LIMIT parameter defines the maximum deviation from the phase setpoint that can be introduced by the phase servo. This limit must be set below $\pi/2$ to make sure the phase servo does not transition from one zero crossing to another.

Readouts on the bottom provide information on the ADC input offset and the phase servo output. The bar indicator and the readout on the left show the output of a Cascaded Integrator Comb (CIC) decimator which averages 10^9 input samples (0.22 Hz -3 dB bandwidth). The indicator on the right shows the phase servo correction applied to the setpoint. This indication can be used to adjust the setpoint for near-zero correction. Such near-zero correction is optimal for closed/open phase servo loop transitions and for low




Figure 20: General-purpose I/O panel: front/back-end driver

beam current operation.

5.7 Power Amplifier Panel

iGp12-120F IOC includes driver support for Milmega power amplifier, model AS0102-200. IOCcan communicate with the amplifier via USB or RS-232 serial port. Control and monitoring functions are combined on the power amplifier panel shown in Fig. 21. Two control functions are available: line and RF. Line power switch turns main power supply on and off. That also controls the state of the cooling fans. RF control enables actual amplifier operation. Both controls will show inconsistencies between EPICS setting and amplifier readback in magenta. Two power meter readings are moni-




Figure 21: Power amplifier control and monitoring panel

tored at 1 Hz: forward and reverse power. Internally, Milmega amp lifers store calibration tables for these power monitors. POWER METER CALIBRATION FREQUENCY setting allows the user to select calibration value appropriate for the output frequency used.

6 External Software Interface

Software distribution CD includes several tools extract iGp12-120F data for analysis and processing in external software programs. These tools are written for MATLAB® and use LabCA package for communicating with EPICS.

iGp_read

Top-level data acquisition tool. This script will read out data from the

iGp12-120F, create a timestamped directory, and save the data in a file called gd.mat. This file is in a format, compatible with MATLAB® data analysis tools, developed for ALS/LNF-INFN/SLAC longitudinal feedback systems.

get_data

This function reads out the raw data vector from the IOC and returns it to the caller. A single argument is the PV root name, e.g. IGPF:TEST:.

adctest

This function extracts the iGp12-120F data and fits a sinewave to it. It accepts the IOC device name and the number of times to repeat the acquisition/fitting cycle.

7 Specifications

Table 2: General specifications

Parameter	Definition	
Operating frequency	368 MHz	
RF input level	−9 to 9 dBm, -3 dBm nominal	
Number of FIR taps	32	
Harmonic number	120	
Fiducial signal	Falling edge trigger, selectable thresh-	
	old	
Minimum fiducial pulse width	2.7 ns	
External trigger inputs	2 inputs, falling edge, selectable	
	threshold	
Minimum trigger pulse width	2.7 ns	
Data acquisition memory	12 Msamples	
(SRAM)		
FPGA dual-port memory	196 ksamples	
(blockRAM)		
Slow analog inputs	8 channels @12 bits, -2.048 to 2.048 V	
Slow analog outputs	8 channels @14 bits, -1.5 to 1.5 V	
	swing into 50 Ω	
General purpose digital I/O	32 bits in/out, LVTTL	

Table 3: High-speed ADC and DAC specifications

Parameter	Definition
ADC inputs	2 complementary
ADC input full scale sensitivity	780 mV peak-to-peak (+1.8 dBm)
ADC resolution	12 bits
ADC input bandwidth	$1.3~\mathrm{GHz}$
DAC outputs	2 complementary
DAC FS	635 mV peak-to-peak (0 dBm)
DAC resolution	12 bits
DAC rise time (10%-90% FS)	350 ps
DAC fall time (90%-10% FS)	350 ps

Table 4: Trigger and fiducial inputs

Parameter	Definition
Minimum input level	-3.3 V
Maximum input level	3.3 V
Termination impedance	50Ω
Switching threshold range	±3 V
Minimum high level	-1.3 V
Maximum low level	3.1 V
Minimum swing (input to thresh-	$0.2 \mathrm{\ V}$
old)	
Maximum swing (input to thresh-	4.3 V
old)	

Table 5: FIR filter control

Parameter	Definition
Coefficients	16 bit wide in Q15 format
Coefficient sets	2
Coefficient set select	0 or 1
FIR channel enable control	On/Off
Shift gain	0 to 7
Downsampling	1 to 32

Table 6: Control parameters

Parameter	Definition	
One-turn delay adjustment	$T_{\rm RF}$ per step, up to one revolution	
DCM reset	Control panel pushbutton	
Clock and fiducial delays	4 channels	
Clock and fiducial delay step	10 ps	
Clock and fiducial delay range	0-10.23 ns	
General-purpose analog outputs	8 channels	
Fiducial and trigger thresholds	3 channels	
High-speed DAC offset adjust-	1 channel	
ment		
General-purpose digital outputs	32 inputs/outputs	

Table 7: Data acquisition controls

Parameter	Definition
Recording memory selection	FPGA internal blockRAM or external
	SRAM
Measurement trigger	Internal or external
External trigger arming	Single or after every beam data read-
	out
Recorded growth length	Adjustable in units of 3 samples, up to
	full memory length
Hold-off before recording	In units of 3 samples, 0 to $2^{32} - 1$
Recording downsampling	1 to 32

Table 8: Monitoring and diagnostics

Parameter	Definition
Clock status	RF clock missing, DCM lock
Feedback channel status	FIR saturation
Acquisition state machine status	Trigger arming bit
Voltages	FPGA core supply, 3.3 V, 5 V, 12 V
	bulk
Temperatures	FPGA, ambient, two ECL devices
Analog inputs	8 slow ADC channels
Digital inputs	32 general-purpose inputs/outputs

Table 9: Drive pattern generator

Parameter	Definition
Output waveform	Sine, square, or DC
Amplitude	0–1
Bunch selectability	Bunch-by-bunch drive enable mask.
	Allows any subset of bunches to be
	driven
Frequency range	$0–F_{ m rf}/2$

Table 10: Input Power Requirements

Parameter	Definition
Input voltage	115/230 VAC
Input current	2/1 A
Frequency	$60/50 \; \mathrm{Hz}$
Voltage selection	Switch
Low voltage range	104–126 V
High voltage range	207-253 V

8 Warranty and Support

8.1 Warranty

Dimtel Inc. warranties this product for a period of one year from the date of shipment against defective workmanship or materials. This warranty excludes any defects, failures or damage caused by improper use or inadequate maintenance, installation or repair performed by Customer or a third party not authorized by Dimtel, Inc. Warrantied goods will be either repaired or replaced at the discretion of Dimtel, Inc. The above warranties are exclusive and no other warranty, whether written or oral, is expressed or implied.

8.2 Support

Dimtel Inc. will provide technical support for the product free of charge for a period of one year from the date of shipment. Such support is defined to include:

- FPGA gateware bug fixes and upgrades;
- IOC software bug fixes and upgrades;
- Client software (display panels, external interface) bug fixes and upgrades;
- Phone, e-mail, and remote access (when allowed by the Customer) support of software and hardware integration.

Free of charge technical support specifically excludes:

- Commissioning with beam;
- Feedback algorithm development and testing;
- Beam dynamics characterization;
- Operational support related to dynamic system operation.

9 Appendix A: Address Map

9.1 Registers

9.1.1 Overall Layout

The general register layout for the iGp12-120F reserves space below 0x100 for FIR coefficients. This allows for a maximum of 128 coefficients in two sets. Control and status registers are placed starting at 0x100.

Table 11: FPGA registers: FIR

Address	Bits	Definition
0x000000	15:0	FIR coefficient 0, set 0
0x000001	15:0	FIR coefficient 0, set 1
0x000002	15:0	FIR coefficient 1, set 0
0x000003	15:0	FIR coefficient 1, set 1
0x000004	15:0	FIR coefficient 2, set 0
0x000005	15:0	FIR coefficient 2, set 1
0x000006	15:0	FIR coefficient 3, set 0
0x000007	15:0	FIR coefficient 3, set 1
0x000008	15:0	FIR coefficient 4, set 0
0x000009	15:0	FIR coefficient 4, set 1
0x00000a	15:0	FIR coefficient 5, set 0
0x00000b	15:0	FIR coefficient 5, set 1
0x00000c	15:0	FIR coefficient 6, set 0
0x00000d	15:0	FIR coefficient 6, set 1
0x00000e	15:0	FIR coefficient 7, set 0
0x00000f	15:0	FIR coefficient 7, set 1
0x000010	15:0	FIR coefficient 8, set 0
0x000011	15:0	FIR coefficient 8, set 1
0x000012	15:0	FIR coefficient 9, set 0
0x000013	15:0	FIR coefficient 9, set 1
0x000014	15:0	FIR coefficient 10, set 0
0x000015	15:0	FIR coefficient 10, set 1
0x000016	15:0	FIR coefficient 11, set 0
0x000017	15:0	FIR coefficient 11, set 1
		Continued on next page

Table 11 – continued from previous page

Table 11 – continued from previous page		
Address	Bits	Definition
0x000018	15:0	FIR coefficient 12, set 0
0x000019	15:0	FIR coefficient 12, set 1
0x00001a	15:0	FIR coefficient 13, set 0
0x00001b	15:0	FIR coefficient 13, set 1
0x00001c	15:0	FIR coefficient 14, set 0
0x00001d	15:0	FIR coefficient 14, set 1
0x00001e	15:0	FIR coefficient 15, set 0
0x00001f	15:0	FIR coefficient 15, set 1
0x000020	15:0	FIR coefficient 16, set 0
0x000021	15:0	FIR coefficient 15, set 1
0x000022	15:0	FIR coefficient 17, set 0
0x000023	15:0	FIR coefficient 17, set 1
0x000024	15:0	FIR coefficient 18, set 0
0x000025	15:0	FIR coefficient 18, set 1
0x000026	15:0	FIR coefficient 19, set 0
0x000027	15:0	FIR coefficient 19, set 1
0x000028	15:0	FIR coefficient 20, set 0
0x000029	15:0	FIR coefficient 20, set 1
0x00002a	15:0	FIR coefficient 21, set 0
0x00002b	15:0	FIR coefficient 21, set 1
0x00002c	15:0	FIR coefficient 22, set 0
0x00002d	15:0	FIR coefficient 22, set 1
0x00002e	15:0	FIR coefficient 23, set 0
0x00002f	15:0	FIR coefficient 23, set 1
0x000030	15:0	FIR coefficient 24, set 0
0x000031	15:0	FIR coefficient 24, set 1
0x000032	15:0	FIR coefficient 25, set 0
0x000033	15:0	FIR coefficient 25, set 1
0x000034	15:0	FIR coefficient 26, set 0
0x000035	15:0	FIR coefficient 26, set 1
0x000036	15:0	FIR coefficient 27, set 0
0x000037	15:0	FIR coefficient 27, set 1
0x000038	15:0	FIR coefficient 28, set 0
0x000039	15:0	FIR coefficient 28, set 1
0x00003a	15:0	FIR coefficient 29, set 0
		Continued on next page

Table 11 – continued from previous page

Address	Bits	Definition
0x00003b	15:0	FIR coefficient 29, set 1
0x00003c	15:0	FIR coefficient 30, set 0
0x00003d	15:0	FIR coefficient 30, set 1
0x00003e	15:0	FIR coefficient 31, set 0
0x00003f	15:0	FIR coefficient 31, set 1

9.1.2 Gateware Config Register

Gateware configuration register (0x107) provides information about the unit's functionality, gateware revision, harmonic number, and processing demultiplexing.

Table 12: FPGA registers: control and status

Address	Bits	Definition	
		Main control register	
	0	Data acquisition trigger	
	1	External trigger input select, 1 - TRIG1, 0 -	
		TRIG2	
0x000100	2	Coefficient set select, 0 - set 0, 1 - set 1	
	3	FIR channel disable, 1 - disabled	
	6:4	Shift gain, 0 through 7	
	7	DCM reset	
	8	Grow/damp enable	
	9	Trigger select, 1 - external	
	10	External trigger arming, arms on rising edge	
	11	SRAM interface select, 0 - local bus, 1 - ADC	
	12	ADC test pattern generator enable	
	13	DAC drive phase: 0 - 0 degrees, 1 - 180 degrees	
	15:14	Reserved	
	16	GPIO driver select, 0 - bit-by-bit, 1 - FBE	
	31-17	Reserved	
	Continued on next page		

Table 12 – continued from previous page

Table 12 – continued from previous page		
Address	Bits	Definition
		Status register, reset on read
	0	RF clock missing
0x000101	1	Saturation
	2	Processing DCM unlocked
	3	External trigger arming status
	4	Local bus clock DCM unlocked
	5	Fiducial error
	6	Acquisition DCM unlocked
	7	ADC over-range
	31:8	Reserved
		DCM phase shift register
0x000102	8:0	Phase shift, signed 9-bit value from $-256 (-2\pi)$ to
		$255 (2\pi)$
	31:9	Unused, read out as 0
		Output delay length
0x000104	10:0	Delay length in units of 4 samples
	15:11	Recording downsampling, 0 - every turn, $N_{\rm ds} =$
		regval + 1
	20:16	Processing downsampling
	27:24	Fine delay adjustment, one sample per step (larger
		values produce smaller delay
	31:28	Reserved
0x000105		Grow/damp filter 2 length
0x000105	21:0	Number of 3-sample groups to hold <i>setsel</i> inverted
		during data acquisition (growth length)
	31:22	Reserved
		Continued on next page

Table 12 – continued from previous page

Address Bits	Definition
0x000106	Hold-off length
31:0	Number of 3-sample groups to hold <i>setsel</i> inverted
	before data acquisition
0x000107	Gateware config register (read-only)
12:0	Harmonic number
14:13	Demux mode, 0 - by4, 1 - by6, 2 - by8, 3 - uneven
	stepping
15	Reserved
23:16	Gateware revision
31:24	Gateware functionality, 0 - feedback
0x000108	Fiducial delay
11:0	Fiducial delay, two samples per step
31:12	Reserved
0x000109	Acquisition length
21:0	Acquisition length in units of 3 samples
31:22	Reserved
0x000200	Acquisition status (read-only)
0x000200	Acquisition completed flag
31:1	Reserved
0x000201	ADC test counter start ¹
31:0	Test pattern start value
0x000202	$\frac{\text{CIC}}{\text{mean output (read-only)}^2}$
31:0	Decimated input average, direct current (DC)
	gain of 15.625×10^6

9.2 Environmental monitor

iGp12-120F uses two MAX1299 devices for monitoring five temperatures and three power supply voltages. The SPI interface module for the controller uses sixteen addresses, as described in table 13.

¹Gateware revision 1.2 and higher

²Gateware revision 1.4 and higher

Let's consider the first device (addresses 0x110-0x117). Analog inputs 0 and 1 (AIN0, AIN1) are connected to the FPGA temperature diode. General conversion function from the raw register value to temperature in degrees Celsius is x/32-273.15. Analog inputs 2 and 3 are used to measure analog 3.3 and 5 V supplies.

MAX1299 also measures the ambient chassis temperature via the internal diode.

Four supply voltages are measured: analog 5 V on AIN2, analog 3.3 V on AIN3, and FPGA core (1 V) is connected to AIN4. Digital 3.3 V supply internally measured by MAX1299. Raw register value can be converted to voltage by $2.4 \times X/16384$. For the 3.3 V supply the value must be multiplied by 4, since MAX1299 monitors $V_{\rm dd}/4$. Attenuation factor for the analog 3.3 V supply is 2/3.3 and for the analog 5 V supply it is 2/5.

The second device is configured for external temperature sensors at AIN0–AIN1 and AIN2–AIN3. AIN4 is connected to a resistive divider monitoring bulk 12 V supply. Divider ratio is 1/6 for 2 V nominal ADC input.

Table 13: FPGA registers: MAX1299 monitors

dress Bits Definition

${f Address}$	Bits	Definition
0x000110	15:0	Device 1, AIN2 (analog 5 V)
0x000111	15:0	Device 1, AIN3 (analog 3.3 V)
0x000112	15:0	Device 1, AIN4, FPGA core voltage $V_{\rm int}$
0x000113	15:0	Device 1, Internal diode
0x000114	15:0	Device 1, $V_{\rm dd}/4$, 3.3 V supply monitor
0x000115	15:0	Device 1, External diode (AIN0/AIN1), FPGA
		die temperature
0x000116	15:0	Device 1, AIN2-AIN3 differential measurement
0x000117	15:0	Device 1, AIN5-AIN5 differential measurement
0x000118	15:0	Device 2, AIN2
0x000119	15:0	Device 2, AIN3
0x00011a	15:0	Device 2, AIN4, bulk supply monitor
0x00011b	15:0	Device 2, Internal diode
0x00011c	15:0	Device 2, $V_{\rm dd}/4$, 3.3 V supply monitor
0x00011d	15:0	Device 2, External diode (AIN0/AIN1)
0x00011e	15:0	Device 2, External diode (AIN2/AIN3)
		Continued on next page

Table 13 – continued from previous page

${f Address}$	Bits	Definition
0x00011f	15:0	Device 2, AIN5-AIN5 differential measurement

9.3 MAX1202 8-channel ADC

iGp12-120F includes an 8-channel 12-bit serial-interface ADC. The SPI controller for the ADC uses 8 consecutive addresses, as shown in Table 14. ADC is continuously polled by the controller. Reading one of the channel registers returns the result of the last conversion. ADC data is sign extended from 12 bits to 16. The valid data range is from 0xf800 to 0x7ff. ADC input range is from -2.048 to 2.047 V, i.e. 1 mV per LSB.

Table 14: FPGA registers: MAX1202 ADC

Address	Bits	Definition
0x000120	11:0	ADC channel 0
0x000121	11:0	ADC channel 1
0x000122	11:0	ADC channel 2
0x000123	11:0	ADC channel 3
0x000124	11:0	ADC channel 4
0x000125	11:0	ADC channel 5
0x000126	11:0	ADC channel 6
0x000127	11:0	ADC channel 7

9.4 AD5644 DACs

iGp12-120F has 3 4-channel 14-bit serial-interface \overline{DAC} s. The SPI controller for the \overline{DAC} s uses 16 consecutive addresses, as shown in Table 15. Writing to one of the registers starts an SPI writing cycle which loads the new value into the \overline{DAC} . Register reads are sign-extended to 32 bits. Eight outputs are brought out to the front panel, while the remaining four are used to set logic thresholds and trim high-speed \overline{DAC} . \overline{DAC} reference voltage is 3 V for -3 to

+3 V output range. Output drivers generate full swing into high-impedance loads. For 50 Ω loads the swing is reduced to 1.5 V.

Table 15: FPGA registers: AD5644 DAC s

Address	Bits	Definition
0x000150	13:0	DAC channel 0
0x000151	13:0	DAC channel 1
0x000152	13:0	DAC channel 2
0x000153	13:0	DAC channel 3
0x000154	13:0	DAC channel 4
0x000155	13:0	DAC channel 5
0x000156	13:0	DAC channel 6
0x000157	13:0	DAC channel 7
0x000158	13:0	DAC channel 8 (TRIG2 threshold)
0x000159	13:0	DAC channel 9 (FID threshold)
0x00015a	13:0	DAC channel 10 (TRIG1 threshold)
0x00015b	13:0	DAC channel 11 (DAC offset)
0x00015c	0	Internal/external reference select, channels 0–3
0x00015d	0	Internal/external reference select, channels 4–7
0x00015e	0	Internal/external reference select, channels 8-11
0x00015f	0	Test mode (sawtooth)

9.5 ECL delay lines

Several MC100EP195 ECL delay lines are used on the iGp12-120F to line up the received RF clock and the fiducial signal. These lines are controlled by registers described in Table 16.

Delay line 0 controls the delay of the ADC clock. Relative delay between lines 1 and 2 is used to achieve reliable detection of the fiducial falling edge in the front-end. Once that relative delay is determined, both 1 and 2 must be adjusted together to achieve proper timing between the fiducial (reset) pulse to the ADC and the ADC clock. This second stage fixes relative delays between 0, 1, and 2. Finally, delay line 3 must be adjusted to achieve optimal placement of the DAC clock relative to the FPGA data.

Table 16: FPGA registers: ECL delay lines

Address	Bits	Definition
0x000130	9:0	Delay line 0 (ADC clock)
0x000131	9:0	Delay line 1 (Fiducial clock)
0x000132	9:0	Delay line 2 (Fiducial)
0x000133	9:0	Delay line 3 (DAC clock)

9.6 General-purpose digital I/O

There are two distinctly different drivers implemented in the gateware for the control of the general-purpose digital I/O port of the iGp12-120F. A generic bit-by-bit driver is accessed when bit 16 of the main control register (0x100) is set to 0. The port is accessed via three registers listed in Table 17.

Table 17: FPGA registers: bit-by-bit GPIO

Address	Bits	Definition
0x000138	31:0	Output data
0x000139	31:0	Direction (1 - out, 0 - in)
0x00013a	31:0	Pin value readback

A custom driver designed for interfacing to Dimtel, Inc. longitudinal front/back-end units (FBE) is selected when bit 16 of the main control register is set to 1. The custom driver is included in the gateware starting from version 1.4. Front and back-end phase settings control carrier phases in the front and the back-end respectively. Offset-binary DAC setting in each case provides adjustment range of ≈ 400 degrees at the carrier frequency. Front and back-end attenuation settings are in 0.5 dB steps for a total range of 31.5 dB.

Table 18: FPGA registers: Front/back-end GPIO

Address	Bits	Definition
0x00013c	11:0	Front-end phase
0x00013d	11:0	Back-end phase
0x00013e	5:0	Front-end attenuation
0x00013f	5:0	Back-end attenuation

9.7 Memory

iGp12-120F is configured with two data acquisition memory spaces: block-RAM internal to the FPGA and external SRAM. Memory address mapping is provided in Table 19.

Table 19: Data acquisition memory

Address range	Definition
0x010000-0x01ffff	64k×36 blockRAM (192 ksamples)
0x800000-0xafffff	$4M \times 36$ SRAM (12 Msamples)

10 Appendix B: Connector Pinouts




Figure 22: Pin numbering for 16-pin header-type front-panel connectors

Pin numbering scheme for the 16-pin front-panel connectors is shown in Figure 22. Pin definitions for the 7-channel DAC are given in Table 20 and for the 8-channel DAC - in Table 21.

Table 20: 7-channel DAC pinout

Pin number	Definition
1	Channel 0
2	GND
3	Channel 1
4	GND
5	Channel 2
6	GND
7	Channel 3
8	GND
9	Channel 4
10	GND
11	Channel 5
12	GND
13	Channel 6
14	GND
15	N/C
16	GND

Table 21: 8-channel ADC pinout

Pin number	Definition
1	Channel 7
2	GND
3	Channel 6
4	GND
5	Channel 5
6	GND
7	Channel 4
8	GND
9	Channel 3
10	GND
11	Channel 2
12	GND
13	Channel 1
14	GND
15	Channel 0
16	GND




Figure 23: Pin numbering for general-purpose digital I/O connector

Figure 23 shows the pin numbering for the general-purpose digital I/O connector. Pin definitions are listed in Table 22.

Table 22: General-purpose digital I/O pinout

Pin number	Definition
1	Bit 31
2	Bit 30
3	Bit 29
4	Bit 28
5	Bit 27
6	Bit 26
7	Bit 25
8	Bit 24
9	Bit 23
10	Bit 22
11	Bit 21
12	Bit 20
13	Bit 19
14	Bit 18
15	Bit 17
16	Bit 16
17	GND
18	Bit 15
19	Bit 14
20	Bit 13
21	Bit 12
22	Bit 11
23	Bit 10
24	Bit 9
25	Bit 8
26	Bit 7
27	Bit 6
28	Bit 5
29	Bit 4
30	Bit 3
31	Bit 2
32	Bit 1
33	Bit 0
	Continued on next page

Table 22 – continued from previous page

Table 22 – continued from previous page		
Pin number	Definition	
34	Bit N/C	
35	GND	
36	GND	
37	GND	
38	GND	
39	GND	
40	GND	
41	GND	
42	GND	
43	GND	
44	GND	
45	GND	
46	GND	
47	GND	
48	GND	
49	GND	
50	GND	
51	GND	
52	GND	
53	GND	
54	GND	
55	GND	
56	GND	
57	GND	
58	GND	
59	GND	
60	GND	
61	GND	
62	GND	
63	GND	
64	GND	
65	GND	
66	GND	
67	GND	
68	N/C	

11 Glossary

Glossary

analog-to-digital converter (ADC)

An electronic circuit that converts continuous analog signals to discrete digital numbers. 5, 6, 9, 13, 15, 16, 30, 31, 38, 40, 42, 43, 47, 54, 55, 57–59

blockRAM

Random access memory integrated in Xilinx[®] FPGA in a form of multiple 18 kbit blocks. 15, 22, 47, 61

Cascaded Integrator Comb (CIC)

A discrete-time filter, which efficiently averages a large number of input samples. Such filters are typically used for sampling rate changes (decimation and interpolation). 43, 55

digital-to-analog converter (DAC)

A hardware device to convert a sequence of digital codes to corresponding analog voltages or currents. 4-7, 9, 13, 15, 16, 19, 30-32, 38, 40, 47, 54, 58, 59, 62, 68

direct current (DC)

In electrical engineering context — a constant signal, either voltage or current. 55

digital clock manager (DCM)

A delay-locked loop (DLL) based clock management circuit integrated in the Xilinx[®] FPGA. The circuit allows fine phase adjustment of the output clock relative to the input. 7, 15, 23, 30–32, 47, 54

delay-locked loop (DLL)

A device for managing clock skew in digital circuits. 67

emitter coupled logic (ECL)

A logic device family in which current is steered through bipolar transistors to compute logical functions. The chief characteristic of ECL is that the transistors are always in the active region and can thus change state very rapidly, allowing ECL circuits to operate at very high speed. 38, 47, 59

extensible display manager (EDM)

A tool that manages a collection of active displays with the ability to create and edit display content as well as the ability to execute the same content resulting in the dynamic presentation of live data. 16–18

experimental physics and industrial control system (EPICS)

A set of software tools and applications used to develop distributed soft real-time control systems. 6, 10, 12, 15, 17, 24, 44, 45, 69

Ethernet

A family of frame-based computer networking technologies for local area networks. 5, 9

fast Fourier transform (FFT)

An efficient algorithm to compute the discrete Fourier transform. 35

finite impulse response (FIR)

A discrete-time filter, output of which only depends on a finite number of previous input samples. 4, 7, 19, 20, 22, 23, 47, 52–54

field programmable gate array (FPGA)

A semiconductor device containing programmable logic components and programmable interconnects. 5, 7, 12, 13, 15, 22, 31, 47, 52, 54, 57–61

full-scale (FS)

Difference between maximum and minimum limits of the signal. For example, DAC full-scale is the difference of the outputs for maximum and minimum codes. 6, 9, 47

input/output (I/O)

An interface for transferring analog or digital signals to or from the device. 5, 13, 15, 40, 41, 60, 63

input-output controller (IOC)

An embedded computer used to interface the hardware to the control system. 5, 9, 11–13, 15–17, 22, 35, 37, 44, 46

Linux

A Unix-like open-source operating system. 5

low-voltage transistor-transistor logic (LVTTL)

Transistor-transistor logic with the same logic thresholds as transistor-transistor logic (TTL). LVTTL outputs can be connected directly to TTL inputs. TTL outputs can drive LVTTL inputs only if the latter are 5 V tolerant. 8, 41, 47

NIM

NIM (originally an acronym for Nuclear Instrumentation Methods) logic defines signal levels (with 50 Ω termination) of 0 V and -0.8 V for logic 0 and 1 respectively. 38

process variable (PV)

An individual control or readout signal in EPICS 12, 46

radio frequency (RF)

In the accelerator context, a constant frequency constant amplitude signal derived from or phase locked to the storage ring master oscillator. 5–7, 9, 13, 21, 23, 30, 31, 44, 47, 54

root mean square (RMS)

A statistical measure of the magnitude of a varying quantity. 35, 36

static random access memory (SRAM)

A type of semiconductor memory that retains its contents as long as the power is applied. 5, 15, 22, 47, 54, 61

transistor-transistor logic (TTL)

A class of digital circuits built from bipolar junction transistors and resistors. TTL defining signal levels: $V_{\rm OH}=2.4~V,~V_{\rm OL}=0.4~V,~V_{\rm IH}=2~\rm V,~and~V_{\rm IL}=0.8~\rm V~69$

universal serial bus (USB)

A serial bus standard to interface a wide variety of devices. 5, 44